전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMPR4955AF 데이터시트(PDF) 125 Page - Toshiba Semiconductor

부품명 TMPR4955AF
상세설명  64-Bit TX System RISC TX49 Family
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4955AF 데이터시트(HTML) 125 Page - Toshiba Semiconductor

Back Button TMPR4955AF Datasheet HTML 121Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 122Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 123Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 124Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 125Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 126Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 127Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 128Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 129Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 168 page
background image
Chapter 6 TX4955A System Interface
6-53
6.3.13
Data Rate Control
The System interface supports a maximum data rate of one word per cycle, and an external
agent may deliver data to the processor at this maximum data rate. The rate at which data
is delivered to the processor can be controlled by the external agent by driving data and
asserting EValid
EValid
EValid
EValid* only when it wants data to be available.
The processor interprets cycles as valid data cycles when EValid
EValid
EValid
EValid* is asserted and the
SysCmd bus contains a data identifier. The processor continues to accept data until the end
of data (EOD) indicator is received.
The rate at which the processor transmits data to an external agent is programmed in
the
WBRATE field in G2S Config register. Data patterns are specified using the letters D
D
D
D
and xxxx (D
D
D
D indicates a data cycle and xxxx indicates an unused, or idle, cycle). A data pattern is
specified as a sequence of data and unused cycles that will be repeated to provide the
appropriate number of data cycles for a given transfer. For example, a data pattern of
DDxx
DDxx
DDxx
DDxx indicates a data rate of two words every four cycles.
TX4955A supports two data rates, D
D
D
D and Dxx
Dxx
Dxx
Dxx. During a cycle indicated by an xxxx, the
processor continues to hold the same data as the previous cycle.
A processor block write request for two words with Dxx pattern is illustrated in Figure
6.3.25; this transaction results from a store doubleword instruction.
EOD
Data
Data 1
Data 1
Data 1
Data 0
Data 0
Data 0
Write
Addr
812
6
11
10
9
7
5
4
3
2
1
SysAD
SCycle
SClock
SysCmd
EOK*
PValid*
PMaster*
Figure 6.3.25 Processor Block Write Request With Dxx Data Rate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com