TMPR4955AF datasheet(127/168 Pages) TOSHIBA

127 / 168 page

Chapter 6 TX4955A System Interface

6-55

EOD

Data

Write

Addr

Addr1

Addr0

SysAD

SCycle

SClock

SysCmd

EReq*

EValid*

EOK*

PValid*

PMaster*

Figure 6.3.29 Consecutive Processor Write Requests Followed By External Write Request

Block Read Maximum Rate

Maximum block reads can occur with the following data rate:

AxD...DxAxD...D (1 cycle between D and A)

where A

A is the address, D

D is data (four words, or DDDD, in the data cache miss, and 8

words, or DDDDDDDD, in an instruction cache miss), and xxxx is an idle cycle.

Back-to-Back Instruction Cache Misses

With a PClock to SClock ratio of 2:1, back-to-back instruction cache misses can be refilled

with the following data rate:

AxDDDDDDDDxxxAxDDDDDDDD (3 cycles between D and A)

That is, the address is followed by an idle cycle, the instruction is executed, three idle

cycles occur, followed by the next address. This pattern is valid for the case in which two

sequential instructions miss in the instruction cache, each instruction residing on a

different cache line.

Running completely in uncached space (every instruction is uncached and a cache miss)

results in a similar data pattern:

AxDxxxAxD (3 cycles between D and A)

Back-to-Back Uncached Loads

With a PClock to SClock ratio of 2:1, back-to-back uncached doubleword loads have the

following data rate:

AxDDxxxAxDD (3 cycles between D and A)

That is, the address is followed by an idle cycle, a doubleword of data, three idle cycles,

and the next address.

Back-to-back uncached word loads have the following data rate:

AxDxxxAxD (3 cycles between D and A)

TMPR4955AF 데이터시트(PDF) 127 Page - Toshiba Semiconductor

TMPR4955AF 데이터시트(HTML) 127 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL