TMPR4955AF datasheet(142/168 Pages) TOSHIBA

142 / 168 page

Chapter 7 JTAG Interface

7-8

•

Test-Logic-Reset

When the TAP controller is in the Reset state, the value 0x3 is loaded into the

parallel output latch, selecting the Device Identification register as default. The

three most significant bits of the Boundary-scan register are cleared to 0, disabling

the outputs.

The controller remains in this state while JTMS is high. If JTMS is held low while

the controller is in this state, then the controller moves to the Run-Test/Idle state.

•

Run-Test/Idle

In the Run-Test/Idle state, the IC is put in a test mode only when certain

instructions such as a built-in self test (BIST) instruction are present. For

instructions that do not cause any activities in this state, all test data registers

selected by the current instruction retain their previous states.

The controller remains in this state while JTMS is held low. When JTMS is high,

the controller moves to the Select-DR-Scan state.

•

Select-DR-Scan

This is a temporary controller state. Here, the IC does not execute any specific

functions.

If JTMS is held low when the controller is in this state, then the controller moves

to the Capture-DR state. If JTMS is held high, the controller moves to the

Select-IR-Scan state in the instruction column.

•

Select-IR-Scan

This is a temporary controller state. Here, the IC does not execute any specific

functions.

If JTMS is held low when the controller is in this state, then the controller moves

to the Capture-IR state. If JTMS is held high, the controller returns to the

Test-Logic-Reset state.

•

Capture-DR

In this controller state, if the test data register selected by the current instruction

on the rising edge of JTCK has parallel inputs, then data can be parallel-loaded

into the shift portion of the data register. If the test data register does not have

parallel inputs, or if data need not be loaded into the selected data register, then

the data register retains its previous state.

If JTMS is held low while the controller is in this state, the controller moves to the

Shift-DR state. If JTMS is held high, the controller moves to the Exit1-DR state.

•

Shift-DR

In this controller state, the test data register connected between JTDI and JTDO

shifts data one stage forward towards its serial output.

When the controller is in this state, then it remains in the Shift-DR state if JTMS

is held low, or moves to the Exit1-DR state if JTMS is held high.

TMPR4955AF 데이터시트(PDF) 142 Page - Toshiba Semiconductor

TMPR4955AF 데이터시트(HTML) 142 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL