 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ES9033 데이터시트(PDF) 82 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9033 데이터시트(HTML) 82 Page - ESS Technology,Inc |
|
|
82 / 103 page  a 0.3.1 ES9033 Datasheet Information ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM 82 Register 193: PLL REGISTER2 Bits [7] [6] [5] [4:2] [1] [0] Default 1’b0 1’b0 1’b0 2’d0 1’d0 1’b0 Bits Mnemonic Description [7] PLL_BYP PLL bypass mode. • 1’b0: Disabled (default) • 1’b1: Enabled [6] DVDD_SHUNTB Enables digital regulator output shunt to ground (10k). Active low. • 1’b0: Enabled (default) • 1’b1: Disabled [5] SEL_1V_DREG Sets digital regulator output voltage to 1V • 1’b0: Disabled (default) • 1’b1: Enabled [4:2] PLL_HVREG_VREF_SEL PLL HVREG reference voltage selection • 3’b001: 1.6V (optimum setting, normal operation) • others: Reserved [1] SEL_PLL_IN Selects PLL input clock sources. • 1’d0: MCLK (default) • 1’d1: BCK [0] EN_PLL_CLKIN Controls PLL input clocks. • 1’b0: Disables PLL input clocks (default) • 1’b1: Enables PLL input clocks |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
