 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TCS3530 데이터시트(PDF) 81 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TCS3530 데이터시트(HTML) 81 Page - OSRAM GmbH |
|
|
81 / 106 page  Page 80 Datasheet, Public Document Feedback [v3-00] 2023-Jun-23 TCS3530 − Register O ver view Note(s): 1. Return to the Register Map (0xF2). FIFO_THR Register Figure 117: FIFO_THR Note(s): 1. Return to the Register Map (0xF3). 2 VSYNC_MODE 0 R/W Select which input to use for vsync Value ID Meaning 0 pad_ vsync_ trigger Use VSYNC/GPIO/INT input as vsync start trigger 1 sw_vsync_ trigger Use VSYNC_ CONTROL.sw_vsync_ trigger as vsync trigger 1 VSYNC_SELECT 0 R/W Select which input to use for vsync Value ID Meaning 0 vsync_gpio Use VSYNC/GPIO input 1int Use INT input 0 VSYNC_INVERT 0 R/W If enabled then the selected vsync input is inverted. Value ID Meaning 0 do_not_ invert Do not invert 1invert Do invert Addr: 0xF3 FIFO_THR Bit Field Default Access Bit Description 7:0 FIFO_THR[10:3] 127 R/W If FIFO_LVL > FIFO_THR, an FIFO interrupt FINT is raised. See CFG2 and FIFO_LVL[2:0] for lsbs. Addr: 0xF2 VSYNC_CFG Bit Field Default Access Bit Description |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
