전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MC68HC908GR4MP 데이터시트(PDF) 56 Page - Freescale Semiconductor, Inc

부품명 MC68HC908GR4MP
상세설명  M68HC08 Microcontrollers
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC908GR4MP 데이터시트(HTML) 56 Page - Freescale Semiconductor, Inc

Back Button MC68HC908GR4MP Datasheet HTML 52Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 53Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 54Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 55Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 56Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 57Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 58Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 59Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 60Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 286 page
background image
Analog-to-Digital Converter (ADC)
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
56
Freescale Semiconductor
Figure 5-1. ADC Block Diagram
5.3.2 Voltage Conversion
When the input voltage to the ADC equals VREFH, the ADC converts the signal to $FF (full scale). If the
input voltage equals VREFL, the ADC converts it to $00. Input voltages between VREFH and VREFL are a
straight-line linear conversion. All other input voltages will result in $FF, if greater than VREFH.
NOTE
Inside the ADC module, the reference voltage, VREFH is connected to the
ADC analog power VDDAD; and VREFL is connected to the ADC analog
ground VDDAD. Therefore, the ADC input voltage should not exceed the
analog supply voltages
For operation, VDDAD should be tied to the same potential as VDD via
separate traces
5.3.3 Conversion Time
Sixteen ADC internal clocks are required to perform one conversion. The ADC starts a conversion on the
first rising edge of the ADC internal clock immediately following a write to the ADSCR. If the ADC internal
clock is selected to run at 1 MHz, then one conversion will take 16
μs to complete. But since the ADC can
run almost completely asynchronously to the bus clock, (for example, the ADC is configured to derive its
internal clock from CGMXCLK and the bus clock is being derived from the PLL within the CGM
INTERNAL DATA BUS
READ DDRBx
WRITE DDRBx
RESET
WRITE PTBx
READ PTBx
PTBx
DDRBx
PTBx
INTERRUPT
LOGIC
CHANNEL
SELECT
CLOCK
GENERATOR
CONVERSION
COMPLETE
ADC
(VADIN)
ADC CLOCK
CGMXCLK
BUS CLOCK
ADCH4–ADCH0
ADC DATA REGISTER
AIEN
COCO
DISABLE
DISABLE
ADC CHANNEL x
ADIV2–ADIV0
ADICLK
VOLTAGE IN
ADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com