MC68HC908GR4MP datasheet(60/286 Pages) FREESCALE

60 / 286 page

Analog-to-Digital Converter (ADC)

MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7

Freescale Semiconductor

5.7.2 ADC Data Register

One 8-bit result register, ADC data register (ADR), is provided. This register is updated each time an ADC

conversion completes.

5.7.3 ADC Clock Register

The ADC clock register (ADCLK) selects the clock frequency for the ADC.

ADIV2–ADIV0 — ADC Clock Prescaler Bits

ADIV2–ADIV0 form a 3-bit field which selects the divide ratio used by the ADC to generate the internal

ADC clock. Table 5-2 shows the available clock configurations. The ADC clock should be set to

approximately 1 MHz.

Address:

$0003D

Bit 7

654321

Bit 0

Read:

AD7

AD6

AD5

AD4

AD3

AD2

AD1

AD0

Write:

Reset:

00000000

= Unimplemented

Figure 5-3. ADC Data Register (ADR)

Address:

$0003E

Bit 7

654321

Bit 0

Read:

ADIV2

ADIV1

ADIV0

ADICLK

0000

Write:

Reset:

00000000

= Unimplemented

Figure 5-4. ADC Clock Register (ADCLK)

Table 5-2. ADC Clock Divide Ratio

ADIV2

ADIV1

ADIV0

ADC Clock Rate

ADC input clock

÷ 1

ADC input clock

÷ 2

ADC input clock

÷ 4

ADC input clock

÷ 8

ADC input clock

÷ 16

X = don’t care

MC68HC908GR4MP 데이터시트(PDF) 60 Page - Freescale Semiconductor, Inc

MC68HC908GR4MP 데이터시트(HTML) 60 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL