전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MC68HC908GR4MP 데이터시트(PDF) 187 Page - Freescale Semiconductor, Inc

부품명 MC68HC908GR4MP
상세설명  M68HC08 Microcontrollers
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC908GR4MP 데이터시트(HTML) 187 Page - Freescale Semiconductor, Inc

Back Button MC68HC908GR4MP Datasheet HTML 183Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 184Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 185Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 186Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 187Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 188Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 189Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 190Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 191Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 286 page
background image
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
Freescale Semiconductor
187
Chapter 19
System Integration Module (SIM)
19.1 Introduction
This section describes the system integration module (SIM). Together with the CPU, the SIM controls all
MCU activities. A block diagram of the SIM is shown in Figure 19-1. Table 19-1 is a summary of the SIM
input/output (I/O) registers. The SIM is a system state controller that coordinates CPU and exception
timing. The SIM is responsible for:
•
Bus clock generation and control for CPU and peripherals:
–
Stop/wait/reset/break entry and recovery
–
Internal clock control
•
Master reset control, including power-on reset (POR) and COP timeout
•
Interrupt arbitration:
Table 19-1 shows the internal signal names used in this section.
Table 19-1. Signal Name Conventions
Signal Name
Description
CGMXCLK
Buffered version of OSC1 from clock generator module (CGM)
CGMVCLK
PLL output
CGMOUT
PLL-based or OSC1-based clock output from CGM module
(Bus clock = CGMOUT divided by two)
IAB
Internal address bus
IDB
Internal data bus
PORRST
Signal from the power-on reset module to the SIM
IRST
Internal reset signal
R/W
Read/write signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com