SST26VF032B-104ISLASHSM datasheet(22/82 Pages) MICROCHIP

22 / 82 page

SST26VF032B/SST26VF032BA

DS20005218K-page 22

 2013-2022 Microchip Technology Inc. and its subsidiaries

5.12

SPI Dual-Output Read

The SPI Dual-Output Read instruction supports fre-

quencies of up to 104 MHz from 2.7V-3.6V and up to

80 MHz from 2.3V-3.6V. Initiate SPI Dual-Output Read

by executing an 8-bit command, 3BH, followed by

address bits A[23:0] and a dummy byte. CE# must

remain active-low for the duration of the SPI Dual-Out-

put Read operation. See Figure 5-13 for the SPI Quad

Output Read sequence.

Following the dummy byte, the SST26VF032B/032BA

outputs data from SIO[1:0] starting from the specified

address location. The device continually streams data

output through all addresses until terminated by a

low-to-high transition on CE#. The internal Address

Pointer automatically increments until the highest

memory address is reached, at which point the

Address Pointer returns to the beginning of the address

space.

FIGURE 5-13:

FAST READ, DUAL-OUTPUT SEQUENCE

5.13

SPI Dual I/O Read

The SPI Dual I/O Read (SDIOR) instruction supports

up to 80 MHz frequency. Initiate SDIOR by executing

an 8-bit command, BBH. The device then switches to

2-bit I/O mode for address bits A[23:0], followed by the

Set Mode configuration bits M[7:0]. CE# must remain

active-low for the duration of the SPI Dual I/O Read.

See Figure 5-14 for the SPI Dual I/O Read sequence.

Following the Set Mode configuration bits, the

SST26VF032B/032BA outputs data from the specified

address location. The device continually streams data

output through all addresses until terminated by a low-

to-high transition on CE#. The internal Address Pointer

automatically increments until the highest memory

address is reached, at which point the Address Pointer

returns to the beginning of the address space.

The Set Mode Configuration bit M[7:0] indicates if the

next instruction cycle is another SPI Dual I/O Read

command. When M[7:0] = AXH, the device expects the

next continuous instruction to be another SDIOR com-

mand, BBH, and does not require the op-code to be

entered again. The host may set the next SDIOR cycle

by driving CE# low, then sending the two-bit wide input

for address A[23:0], followed by the Set Mode configu-

ration bits M[7:0]. After the Set Mode configuration bits,

the device outputs the data starting from the specified

address location. There are no restrictions on address

location access.

When M[7:0] is any value other than AXH, the device

expects the next instruction initiated to be a command

instruction. To reset/exit the Set Mode configuration,

execute the Reset Quad I/O command, FFH. See

Figure 5-15 for the SPI Dual I/O Read sequence when

M[7:0] = AXH.

Note:

MSB = Most Significant Bit.

CE#

SIO0

SCK

012345678

31 32

MODE 3

MODE 0

15 16

3BH

39 40 41

A[23:16]

A[15:8]

A[7:0]

b6 b5

SIO1

Address

OP Code

Data

Byte 0

Dummy

Data

Byte N

b3 b1

b7 b4

b2 b0

MSB

SST26VF032B-104I/SM 데이터시트(PDF) 22 Page - Microchip Technology

SST26VF032B-104I/SM 데이터시트(HTML) 22 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL