SMC032BFY6 datasheet(45/91 Pages) STMICROELECTRONICS

45 / 91 page

SMCxxxBF

Software interface

45/91

8.3

Contiguous I/O Mapped Addressing

When the system decodes a contiguous block of I/O registers to select the Card, the

registers are accessed in the block of I/O space decoded by the system as shown in

Table 38

As for the Memory Mapped Addressing, register 0 is accessed with –CE1 Low and –CE2

Low (and A0 don’t Care) as a Word register on the combined Odd and Even Data Bus (D15

to D0). This register may also be accessed with –CE1 Low and –CE2 High, by a pair of Byte

accesses to offset 0. The address space of this Word register overlaps the address space of

the Error and Feature Byte-wide registers at offset 1. When accessed twice as Byte register

with –CE1 Low, the first Byte is the even Byte of the Word and the second is the odd Byte. A

Byte access to register 0 with –CE1 High and –CE2 Low accesses the error (read) or

feature (write) register.

Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and

1. Register 8 is equivalent to register 0, while register 9 accesses the odd Byte. Therefore, if

the registers are Byte accessed in the order 9 then 8 the data will be transferred odd Byte

then even Byte. Repeated Byte accesses to register 8 or 0 will access consecutive (even

than odd) Bytes from the data buffer. Repeated Word accesses to register 8, 9 or 0 will

access consecutive Words from the data buffer, however repeated Byte accesses to register

9 are not supported. Repeated alternating Byte accesses to registers 8 then 9 will access

consecutive (even then odd) Bytes from the data buffer.

Table 38.

Contiguous I/O Decoding

–

REG

A10 to

Offset

–

IORD=0

–

IOWR=0

Even Data Register

Error Register

Feature Register

Sector Count Register

001

Sector Number

Cylinder Low Register

Cylinder High Register

011

Select Card/Head

Status Register

Command Register

100

Dup. Even Data

Dup. Odd Data Register Dup. Odd Data Register

Dup. Error Register

Dup. Feature Register

111

Alternate Status

Device Control Register

Drive Address Register

Reserved

SMC032BFY6 데이터시트(PDF) 45 Page - STMicroelectronics

SMC032BFY6 데이터시트(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

데이터시트 다운로드

링크 URL