PPC440GP-3CC466C datasheet(54/83 Pages) AMCC

54 / 83 page

440GP – Power PC 440GP Embedded Processor

AMCC

Revision 1.07 – October 4, 2007

Data Sheet

Trace Interface

TrcBS0:2

Trace branch execution status.

I/O

5V tolerant

3.3V LVTTL

TrcClk

Trace data capture clock, runs at 1/4 the frequency of the

processor.

5V tolerant

3.3V LVTTL

TrcES0:4

Trace Execution Status is presented every fourth processor clock

cycle.

I/O

5V tolerant

3.3V LVTTL

TrcTS0:6

Additional information on trace execution and branch status.

I/O

5V tolerant

3.3V LVTTL

Power Pins

AGND

PLL (analog) voltage ground.

GND

Ground.

AxVDD

1.8V—Filtered voltages input for PLLs (analog circuits)

Note: A separate filter for each of the three voltages is

recommended.

OVDD

3.3V supply—I/O (except DDR SDRAM)

SVDD

2.5V supply—DDR SDRAM

VDD

1.8V supply—Logic voltage.

Reserved Pins

Reserved

Do not connect signals, voltage, or ground to these balls.

Signal Functional Description (Sheet 7 of 7)

Notes:

1. Receiver input has hysteresis

2. Must pull up (recommended value is 3k

Ω to 3.3V, 10kΩ to 5V)

3. Must pull down (recommended value is 1k

Ω)

4. If not used, must pull up (recommended value is 3k

Ω to 3.3V)

5. If not used, must pull down (recommended value is 1k

Ω)

6. Strapping input during reset; pull-up or pull-down required

Signal Name

Description

I/O

Type

Notes

PPC440GP-3CC466C 데이터시트(PDF) 54 Page - Applied Micro Circuits Corporation

PPC440GP-3CC466C 데이터시트(HTML) 54 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

데이터시트 다운로드

링크 URL