전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PPC440GP-3CC466C 데이터시트(PDF) 77 Page - Applied Micro Circuits Corporation

부품명 PPC440GP-3CC466C
상세설명  Power PC 440GP Embedded Processor
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMCC [Applied Micro Circuits Corporation]
홈페이지  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

PPC440GP-3CC466C 데이터시트(HTML) 77 Page - Applied Micro Circuits Corporation

Back Button PPC440GP-3CC466C Datasheet HTML 73Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 74Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 75Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 76Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 77Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 78Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 79Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 80Page - Applied Micro Circuits Corporation PPC440GP-3CC466C Datasheet HTML 81Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 83 page
background image
440GP – Power PC 440GP Embedded Processor
AMCC
77
Revision 1.07 – October 4, 2007
Data Sheet
Example 1:
If the data-to-PLB clock timing is as shown in the example below, then the read clock is not delayed and the Stage
1 data is sampled at (1). Except for small, low frequency memory systems with the memory located physically
close to the PPC440GP, it is unlikely that Stage 1 data can be sampled. When the data comes later, it is necessary
to sample Stage 2 or Stage 3 data. (see Examples 2 and 3). Another way to get the desired data-to-PLB timing to
allow Stage 1 sampling is to buffer MemClkOut0 and skew it enough to guarantee the timing. In this example
TT = 1.5ns at worst case conditions.
DDR SDRAM Read Cycle Timing—Example 1
DQS at pin
PLB Clock
TSIN
TDIN = Delay from data at package pin to D on Stage 1 FF.
TSIN = Delay from DQS at package pin to C on Stage 1 FF.
Data at pin
D0
D1
D2
D3
DQS Stage 1 C
D0
D1
D2
D3
TDIN
D0
D2
Data in Stage 1 D
D1
D3
Data out Stage 1
High
Low
TP
D0
D2
D1
D3
Data in at RDSP
High
Low
with no ECC
TT
TP = Propagation delay through FFs
TT = Propagation delay, Stage 1 input to RDSP input w/o ECC
D0
D2
D1
D3
Data out RDSP
High
Low
(1)
D2
D2
TP
D0
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com