MNSC140CORE datasheet(25/88 Pages) FREESCALE

25 / 88 page

Memory Controller Signals

MSC8122 Technical Data, Rev. 13

Freescale Semiconductor

1-15

PSDA10

PGPL0

Output

System Bus SDRAM A10

From the bus SDRAM controller. The precharge command defines which bank is precharged. When the

row address is driven, it is a part of the row address. When column address is driven, it is a part of column

address.

System Bus UPM General-Purpose Line 0

One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed

in the UPM.

PSDWE

PGPL1

Output

System Bus SDRAM Write Enable

From the bus SDRAM controller. Should connect to SDRAM WE input.

System Bus UPM General-Purpose Line 1

One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed

in the UPM.

POE

PSDRAS

PGPL2

Output

System Bus Output Enable

From the bus GPCM. Controls the output buffer of memory devices during read operations.

System Bus SDRAM RAS

From the bus SDRAM controller. Should connect to SDRAM RAS input.

System Bus UPM General-Purpose Line 2

One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed

in the UPM.

PSDCAS

PGPL3

Output

System Bus SDRAM CAS

From the bus SDRAM controller. Should connect to SDRAM CAS input.

System Bus UPM General-Purpose Line 3

One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed

in the UPM.

PGTA

PUPMWAIT

PGPL4

PPBS

Input

Output

System GPCM TA

Terminates external transactions during GPCM operation. Requires an external pull-up resistor for proper

operation.

System Bus UPM Wait

An external device holds this pin low to force the UPM to wait until the device is ready to continue the

operation.

System Bus UPM General-Purpose Line 4

One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed

in the UPM.

System Bus Parity Byte Select

In systems that store data parity in a separate chip, this output is used as the byte-select for that chip.

PSDAMUX

PGPL5

Output

System Bus SDRAM Address Multiplexer

Controls the system bus SDRAM address multiplexer when the MSC8122 is in external master mode.

System Bus UPM General-Purpose Line 5

One of six general-purpose output lines from the UPM. The values and timing of this pin are programmed

in the UPM.

Table 1-6.

Memory Controller Signals (Continued)

Signal Name

Type

Description

MNSC140CORE 데이터시트(PDF) 25 Page - Freescale Semiconductor, Inc

MNSC140CORE 데이터시트(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

데이터시트 다운로드

링크 URL