WM8580 datasheet(61/97 Pages) WOLFSON

61 / 97 page

Production Data

WM8580

PD Rev 4.3 August 2007

The audio data sample can be transferred to either the AIF or the SPDIF Tx.

When the audio data sample is transferred to the AIF, and if the AIF is operating in a mode which

has less data bits, then the WM8580 will reduce the audio data sample to the length of the AIF. For

example, if the AIF is operating in 16 bit mode, but the SPDIF Rx receives an audio data sample

length of 21 bits, then the WM8580 will reduce the 21 bits to 16 bits by removing the LSBs. This

cannot be masked. If the AIF is operating in 24 bit mode, then the full 21 bits are transferred on the

AIF, with the LSBs set to 000.

When the audio data sample is transferred to the SPDIF TX, then the full audio data sample (24 bits)

is written to the SPDIF Tx. Unless it has been truncated using the WL-MASK bits

Should the recovered DEEMPH channel status be set, and the S/PDIF receiver is routed to DAC1,

the de-emphasis filter is activated for DAC1.

The S/PDIF receiver reads channel status data from channel 1 only. The channel status data is

stored in five read-only registers, which can be read via the serial interface (see Serial Interface

Readback). When new channel status data has been recovered, and stored in registers, the Channel

Status Update (CSUD) bit is set to indicate that the status registers have updated and are ready for

readback. After readback, CSUD are cleared until the registers are next updated. The CSUD flag

can be configured to be output on any of the GPO pins. The register descriptions for the channel

status bits are given below.

ADDRESS

BIT

LABEL

CHANNEL

STATUS

BIT

DEFAULT

DESCRIPTION

CON/PRO

0 = Consumer Mode

1 = Professional Mode

The WM8580 is a consumer mode device.

Detection of professional mode may give

erroneous behaviour.

AUDIO_N

Linear PCM Identification

0 = Data word represents audio PCM

samples.

1 = Data word does not represent audio

PCM samples.

CPY_N

0 = Copyright is asserted for this data.

1 = Copyright is not asserted for this data.

DEEMPH

0 = Recovered S/PDIF data has no pre-

emphasis.

1 = Recovered S/PDIF data has pre-

emphasis.

5:4

Reserved

5:4

Reserved for additional de-emphasis modes.

R44

SPDRXCHAN 1

2Ch

(read-only)

7:6

CHSTMODE

[1:0]

7:6

00 = Only valid mode for consumer

applications.

Table 56 S/PDIF Receiver Channel Status Register 1

ADDRESS

BIT

LABEL

CHANNEL

STATUS

BIT

DEFAULT

DESCRIPTION

R45

SPDRXCHAN 2

2Dh

(read-only)

7:0

CATCODE

[7:0]

15:8

Category Code. Refer to S/PDIF

specification IEC60958-3 for details.

00h indicates “general” mode.

Table 57 S/PDIF Receiver Channel Status Register 2

WM8580 데이터시트(PDF) 61 Page - Wolfson Microelectronics plc

WM8580 데이터시트(HTML) 61 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

데이터시트 다운로드

링크 URL