WM8580 datasheet(26/97 Pages) WOLFSON

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

WM8580 데이터시트(PDF) 26 Page - Wolfson Microelectronics plc

부품명	WM8580

상세설명	Multichannel CODEC with S/PDIF Transceiver

PDF	97 Pages

Scroll/Zoom	100%

제조업체	WOLFSON [Wolfson Microelectronics plc]

홈페이지	http://www.wolfsonmicro.com

Logo

26 / 97 page

WM8580

Production Data

PD Rev 4.3 August 2007

2S MODE

In I2S mode, the MSB of DIN1/2/3 is sampled on the second rising edge of BCLK following a LRCLK

transition. The MSB of the output data changes on the first falling edge of BCLK following an LRCLK

transition, and may be sampled on the next rising edge of BCLK. LRCLKs are low during the left

samples and high during the right samples.

Figure 16 I2S Mode Timing Diagram

DSP MODE A

In DSP Mode A, the MSB of Channel 1 left data is sampled on the second rising edge of BCLK

following a LRCLK rising edge. Channel 1 right data then follows. For the PAIF Receiver, Channels 2

and 3 follow as shown in Figure 17.

Figure 17 DSP Mode A Timing Diagram – PAIF Receiver Input Data

For the SAIF receiver, only stereo information is processed.

Figure 18 DSP Mode A Timing Diagram - SAIF Receiver Input Data

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com