전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMP93CS41 데이터시트(PDF) 136 Page - Toshiba Semiconductor

부품명 TMP93CS41
상세설명  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS41 데이터시트(HTML) 136 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 132Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 133Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 134Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 135Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 136Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 137Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 138Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 139Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 140Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 248 page
background image
TMP93CS40/TMP93CS41
2004-02-10
93CS40-134
7
6
5
4
3
2
1
0
Bit symbol
CAP2T5
EQ5T5
CAP1IN
CAP12M1
CAP12M0
CLE
T4CLK1
T4CLK0
Read/Write
R/W
W
R/W
R/W
R/W
After reset
0
0
1
0
0
0
0
0
TFF5 invert trigger
0: Disable trigger
1: Enable trigger
Function
Inverted
when the
UC value is
latched to
CAP2
Inverted
when the
up counter
matches
TREG5
0: Software
capture
1: Don’t
care
Capture timing
00: Disable
INT4 occurs at rising
edge.
01: TI4 ↑
TI5 ↑
INT4 occurs at rising
edge.
10: TI4 ↑
TI4 ↓
INT4 occurs at falling
edge.
11: TFF1 ↑
TFF1 ↓
INT4 occurs at rising
edge.
1: UC4
clear
enable
Timer 4 source clock
00: TI4
01: φT1
10: φT4
11: φT16
Figure 3.9.4 16-Bit Timer Controller Register (T4MOD) (2/2)
Capture control
INT4 control
00
Capture disable
01
CAP1 at TI4 rise
CAP2 at TI5 rise
Interrupt occurs at the rising
edge of TI4 (INT4) input.
10
CAP1 at TI4 rise
CAP2 at TI4 fall
Interrupt occurs at the falling
edge of TI4 (INT4) input.
11
CAP1 at TFF1 rise
CAP2 at TFF1 fall
Interrupt occurs at the rising
edge of TI4 (INT4) input.
Capture timing of timer4
0
The up counter 4 value is loaded to CAP1
(Software capture)
1
Always read as “1”
Software capture
0
Trigger disable (Invert prohibition)
1
Trigger enable (Invert permission)
Timer flip-flop 5 (TFF5) invert trigger
CAP2T5: Inverted when the up counter value is latched to CAP2
EQ5T5: Inverted when the up counter matches TREG5
T4MOD
(0038H)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com