TMP93CS44 datasheet(113/224 Pages) TOSHIBA

113 / 224 page

TMP93CS44/S45

2004-02-10

93CS44-111

TREG4 timer register is of double buffer structure, which is paired with register

buffer. The timer control register T45CR<DB4EN> controls whether the double buffer

structure should be enabled or disabled. Disabled when <DB4EN>

= 0, while enabled

when <DB4EN>

= 1.

When the double buffer is enabled, the timing to transfer data from the register

buffer to the timer register is at the match between the up counter (UC4) and timer

After reset, TREG4 and TREG5 are undefined. To use the 16-bit timer after reset,

data should be written beforehand.

When reset, it will be initialized to <DB4EN>

= 0, whereby the double buffer is

disabled. To use the double buffer, write data in the timer register, set <DB4EN>

= 1,

and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses

000030H/000031H. When <DB4EN>

= 0, same value will be written in both the timer

= 1, the value is written into only the

4. Capture register

These 16-bit registers are used to latch the values of the up counter.

Data in the capture registers should be read all 16 bits. For example, using a 2-byte

data load instruction or two 1-byte data load instruction, from the lower 8-bit followed

by the upper 8 bits.

CAP1 to CAP4 are read-only registers, so it cannot be written by software.

Upper 8 bits

(CAP1H)

Lower 8 bits

(CAP1L)

000035H

000034H

CAP1

Upper 8 bits

(CAP2H)

Lower 8 bits

(CAP2L)

000037H

000036H

CAP2

Timer 4

Upper 8 bits

(CAP3H)

Lower 8 bits

(CAP3L)

000045H

000044H

CAP3

Upper 8 bits

(CAP4H)

Lower 8 bits

(CAP4L)

000047H

000046H

CAP4

Timer 5

TMP93CS44 데이터시트(PDF) 113 Page - Toshiba Semiconductor

TMP93CS44 데이터시트(HTML) 113 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL