| 전자부품 데이터시트 검색엔진 |
|
AX88796BLF 데이터시트(PDF) 53 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88796BLF 데이터시트(HTML) 53 Page - ASIX Electronics Corporation |
|
53 / 82 page ![]() ASIX ELECTRONICS CORPORATION 53 AX88796BLF / AX88796BLI 5.2 The Embedded PHY Registers The MII management 16-bit register set implemented is as follows. And the following sub-section will describes each field of the registers. Address Name Description Default value 0 MR0 Control 3100H 1 MR1 Status 7809H 2 MR2 PHY Identifier 1 003BH 3 MR3 PHY Identifier 2 1841H 4 MR4 Autonegotiation Advertisement 01E1H 5 MR5 Autonegotiation Link Partner Ability 0000H 6 MR6 Autonegotiation Expansion 0000H Tab - 17 The Embedded PHY Registers Key to default: Reset value 1: Bit set to logic one 0: Bit set to logic zero X: No set value Access type RO: Read only RW: Read or write Attribute SC: Self-clearing PS: Value is permanently set LL: Latch low LH: Latch high |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |