DSP56721 datasheet(28/54 Pages) FREESCALE

28 / 54 page

SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1

Freescale Semiconductor

SCKT rising edge to FST out (wr) high6

––

–

20.0

10.0

x ck

i ck

SCKT rising edge to FST out (wr) low6

––

–

22.0

12.0

x ck

i ck

SCKT rising edge to FST out (wl) high

–

19.0

9.0

x ck

i ck

SCKT rising edge to FST out (wl) low

–

20.0

10.0

x ck

i ck

SCKT rising edge to data out enable from high

impedance

––

–

22.0

17.0

x ck

i ck

SCKT rising edge to transmitter #0 drive enable

assertion

––

–

17.0

11.0

x ck

i ck

SCKT rising edge to data out valid

–

18.0

13.0

x ck

i ck

SCKT rising edge to data out high impedance7

––

–

21.0

16.0

x ck

i ck

SCKT rising edge to transmitter #0 drive enable

deassertion7

––

–

14.0

9.0

x ck

i ck

FST input (bl, wr) setup time before SCKT falling edge6

––

2.0

18.0

–

x ck

i ck

FST input (wl) setup time before SCKT falling edge

–

2.0

18.0

–

x ck

i ck

FST input hold time after SCKT falling edge

–

4.0

5.0

–

x ck

i ck

FST input (wl) to data out enable from high impedance

–

21.0

–

FST input (wl) to transmitter #0 drive enable assertion

–

14.0

–

Flag output valid after SCKT rising edge

–

14.0

9.0

x ck

i ck

Table 13. Enhanced Serial Audio Interface Timing Parameters (Continued)

No.

Characteristics1, 3, 4

Symbol

Expression5

Min

Max

Condition2 Unit

DSP56721 데이터시트(PDF) 28 Page - Freescale Semiconductor, Inc

DSP56721 데이터시트(HTML) 28 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

데이터시트 다운로드

링크 URL