| 전자부품 데이터시트 검색엔진 |
|
DSP56721 데이터시트(PDF) 32 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56721 데이터시트(HTML) 32 Page - Freescale Semiconductor, Inc |
|
32 / 54 page ![]() SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1 Freescale Semiconductor 32 Figure 23. ESAI HCKR Timing 2.2.5 Timer Timing See Table 14 for timer timing parameters and Figure 24 for the timing diagram. Figure 24. TIO Timer Event Input Restrictions Diagram 2.2.6 GPIO Timing See Table 15 for general purpose input and output (GPIO) timing and Figure 25 for the timing diagram. Table 14. Timer Timing Parameters No. Characteristics Expression Unit Min Max 98 TIO Low 2 × T C + 2.0 12.0 – ns 99 TIO High 2 × T C + 2.0 12.0 – ns Notes: 1. VCORE_VDD = 1.00 V ± 0.10 V; TJ = -40°C to 125°C, CL = 50 pF 2. TIMER_1 specs match those of TIMER Table 15. GPIO Timing Parameters No. Characteristics1 Expression Min Max Unit 100 Fsys edge to GPIO out valid (GPIO out delay time)2 –– 7 ns 101 Fsys edge to GPIO out not valid (GPIO out hold time)2 –– 7 ns 102 Fsys In valid to EXTAL edge (GPIO in set-up time)2 –2 – ns 103 Fsys edge to GPIO in not valid (GPIO in hold time)2 –0 – ns 104 Minimum GPIO pulse high width 2 x TC 10 – ns 97 95 HCKR SCKR (Output) 99 98 TIO |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |