LM98640CVAL datasheet(25/55 Pages) TI2

부품명	LM98640CVAL

상세설명	LM98640QML-SP Radiation Hardness Assured (RHA), Dual Channel, 14-Bit, 40-MSPS Analog Front End With LVDS Output

PDF	55 Pages

Scroll/Zoom	100%

제조업체	TI2 [Texas Instruments]

홈페이지	https://www.ti.com

Logo

25 / 55 page

OSX

Optical Black Pixels

Dummy Pixels

Invalid

Pixels

Valid Pixels

CLAMP

CLPINGATED

CLPIN

Static switches controlled by Configuration Registers

Pixel rate switches to sample OS signal and reference voltages.

CLAMP

SAMPLE

OSX-

SAMPLE, CLAMP, and HOLD are internally generated timing signals.

HOLD

CLPIN

CLPIN Gating Enable

Main Configuration, Bit[3]

CLAMP

Optional line rate switch to clamp OS input to VCLP node.

OSX+

VCLP

DAC

VCLP Control, bits[4:0]

Sampling Mode Select

(CDS or Sample/Hold Mode)

Main Configuration, Bit[0]

LM98640QML-SP

www.ti.com

SNAS461G – MAY 2010 – REVISED NOVEMBER 2018

Product Folder Links: LM98640QML-SP

Submit Documentation Feedback

Feature Description (continued)

Figure 17. Input Structure Diagram

Figure 18. Typical CCD Waveform and LM98640QML-SP Input Clamp Signal (CLPIN)

LM98640CVAL 데이터시트(PDF) 25 Page - Texas Instruments