LM98640CVAL datasheet(27/55 Pages) TI2

27 / 55 page

CLAMP

SAMPLE

OSX-

HOLD

CPAR

IBIAS

CLAMP

SAMPLE

OSX-

HOLD

CPAR

LM98640QML-SP

www.ti.com

SNAS461G – MAY 2010 – REVISED NOVEMBER 2018

Product Folder Links: LM98640QML-SP

Submit Documentation Feedback

Feature Description (continued)

7.3.2.2 CDS Mode Biasing

Correlated Double Sampling mode does not require as precise a DC bias point as does Sample and Hold mode.

This is due mainly to the nature of CDS itself, that is, the Video Signal voltage is referenced to the Reset Level

voltage instead of the static DC VCLP voltage. The common mode voltage of these two points on the CCD

waveform have little bearing on the resulting differential result. However, the DC bias point does need to be

established to ensure the CCD waveform’s common mode voltage is within rated operating ranges.

Figure 21. CDS Mode Simplified Input Diagram

The CDS mode biasing can be performed in the same way as described in the Sample and Hold Mode Biasing

section, or, an external resistor divider can be placed across the OSX– input to provide the DC bias voltage. In

CDS Mode the OSX+ pins should each be decoupled with 0.1-µF capacitors to ground.

Figure 22. CDS Mode Input Bias Current

Unlike in Sample and Hold Mode, the input bias current in CDS Mode is relatively small. Due to the architecture

of CDS switching, the average charge loss or gain on the input node is ideally zero over the duration of a pixel.

This results in a much lower input bias current, whose main source is parasitic impedances and leakage

currents. As a result of the lower input bias current in CDS Mode, maintaining the DC Bias point the input node

over the length of a line will require a much smaller AC input coupling capacitor.

LM98640CVAL 데이터시트(PDF) 27 Page - Texas Instruments