| 전자부품 데이터시트 검색엔진 |
|
ST10F271Z1T3 데이터시트(PDF) 16 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271Z1T3 데이터시트(HTML) 16 Page - STMicroelectronics |
|
16 / 185 page ![]() Pin data ST10F271Z1 16/185 P4.0 –P4.7 85-92 I/O Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold is selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured as push-pull or open drain drivers. In case of an external bus configuration, Port 4 can be used to output the segment address lines: 85 O P4.0 A16 Segment address line 86 O P4.1 A17 Segment address line 87 O P4.2 A18 Segment address line 88 O P4.3 A19 Segment address line 89 O P4.4 A20 Segment address line I CAN2_RxD CAN2: receive data input I/O SCL I2C Interface: serial clock 90 O P4.5 A21 Segment address line I CAN1_RxD CAN1: receive data input I CAN2_RxD CAN2: receive data input 91 O P4.6 A22 Segment address line O CAN1_TxD CAN1: transmit data output O CAN2_TxD CAN2: transmit data output 92 O P4.7 A23 Most significant segment address line O CAN2_TxD CAN2: transmit data output I/O SDA I2C Interface: serial data RD 95 O External memory read strobe. RD is activated for every external instruction or data read access. WR/WRL 96 O External memory write strobe. In WR-mode this pin is activated for every external data write access. In WRL mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in the SYSCON register for mode selection. READY/ READY 97 I Ready input. The active level is programmable. When the ready function is enabled, the selected inactive level at this pin, during an external memory access, will force the insertion of waitstate cycles until the pin returns to the selected active level. ALE 98 O Address latch enable output. In case of use of external addressing or of multiplexed mode, this signal is the latch command of the address lines. Table 1. Pin description (continued) Symbol Pin Type Function |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |