| 전자부품 데이터시트 검색엔진 |
|
SPC563M60X 데이터시트(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC563M60X 데이터시트(HTML) 28 Page - STMicroelectronics |
|
28 / 128 page ![]() Overview SPC563M64x, SPC563M60x 28/128 DocID14642 Rev 12 A new User Programmable Channel Mode has been added: the blocking, enabling, service request and capture characteristics of this channel mode can be programmed via microcode. Microinstructions now provide an option to issue Interrupt and Data Transfer requests selected by channel. They can also be requested simultaneously at the same instruction. Channel Flags 0 and 1 can now be tested for branching, in addition to selecting the entry point. Channel digital filters can be bypassed. The Timer Counter (TCR1), channel logic and digital filters (both channel and the external timer clock input [TCRCLK]) now have an option to run at full system clock speed or system clock / 2. Channels support unordered transitions: transition 2 can now be detected before transition 1. Related to this enhancement, the transition detection latches (TDL1 and TDL2) can now be independently negated by microcode. A new User Programmable Channel Mode has been added: the blocking, enabling, service request and capture characteristics of this channel mode can be programmed via microcode. Microinstructions now provide an option to issue Interrupt and Data Transfer requests selected by channel. They can also be requested simultaneously at the same instruction. Channel Flags 0 and 1 can now be tested for branching, in addition to selecting the entry point. Channel digital filters can be bypassed. 32 channels, each channel is associated with one input and one output signal – Enhanced input digital filters on the input pins for improved noise immunity. – Identical, orthogonal channels: each channel can perform any time function. Each time function can be assigned to more than one channel at a given time, so each signal can have any functionality. – Each channel has an event mechanism which supports single and double action functionality in various combinations. It includes two 24-bit capture registers, two 24-bit match registers, 24-bit greater-equal and equal-only comparators – Input and output signal states visible from the host 2 independent 24-bit time bases for channel synchronization: – First time base clocked by system clock with programmable prescale division from 2 to 512 (in steps of 2), or by output of second time base prescaler – Second time base counter can work as a continuous angle counter, enabling angle based applications to match angle instead of time – Both time bases can be exported to the eMIOS timer module – Both time bases visible from the host Event-triggered microengine: – Fixed-length instruction execution in two-system-clock microcycle – 14 KB of code memory (SCM) – 3 KB of parameter (data) RAM (SPRAM) – Parallel execution of data memory, ALU, channel control and flow control sub- instructions in selected combinations |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |