전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XIO2001IPNP 데이터시트(PDF) 14 Page - Texas Instruments

부품명 XIO2001IPNP
상세설명  XIO2001 PCI Express to PCI Bus Translation Bridge
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

XIO2001IPNP 데이터시트(HTML) 14 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 10Page - Texas Instruments XIO2001IPNP Datasheet HTML 11Page - Texas Instruments XIO2001IPNP Datasheet HTML 12Page - Texas Instruments XIO2001IPNP Datasheet HTML 13Page - Texas Instruments XIO2001IPNP Datasheet HTML 14Page - Texas Instruments XIO2001IPNP Datasheet HTML 15Page - Texas Instruments XIO2001IPNP Datasheet HTML 16Page - Texas Instruments XIO2001IPNP Datasheet HTML 17Page - Texas Instruments XIO2001IPNP Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 145 page
background image
Miscellaneous Pins (continued)
SIGNAL
ZWS
BALL
NO.
ZAJ
BALL
NO.
PNP
PIN NO.
I/O
TYPE
CELL
TYPE
CLAMP
RAIL
EXTERNAL
PARTS
DESCRIPTION
GPIO4 // SCL
M10
M10
59
I/O
LV
CMOS
VDD_33
Optional
pullup resistor
GPIO4 or serial-bus clock. This terminal
functions as serial-bus clock if a pullup
resistor is detected on SCL or when the
SBDETECT bit is set in the Serial Bus
Control and Status Register (see
Section 8.4.59). If no pullup is detected
then this terminal functions as GPIO4.
Note: In serial-bus mode, an external
pullup resistor is required to prevent the
SCL signal from floating.
Note: This terminal has an internal
active pullup resistor. The pullup is only
active when reset is asserted or when
the GPIO is configured as an input.
GRST
N13
M11
66
I
LV
CMOS
VDD_33
_COMBIO
–
Global reset input. Asynchronously
resets all logic in device, including sticky
bits and power management state
machines.
Note: The GRST input buffer has both
hysteresis and an internal active pullup.
The pullup is active at all times.
PCLK66_
SEL
B12
A11
98
I
LV
CMOS
VDD_33
Optional
pulldown
resistor
PCI clock select. This terminal
determines the default PCI clock
frequency driven out the CLKOUTx
terminals.
0 = 50 MHz PCI Clock
1 = 66 MHz PCI Clock
Note: This terminal has an internal
active pullup resistor. This pullup is
active at all times.
Note: M66EN terminal also has an affect
of PCI clock frequency.
SERIRQ
N08
M08
52
I/O
PCI
Bus
PCIR
Pullup or
pulldown
resistor
Serial IRQ interface. This terminal
functions as a serial IRQ interface if a
pullup is detected when PERST is
deasserted. If a pulldown is detected,
then the serial IRQ interface is disabled.
VREG_
PD33
D12
E11
90
I
LV
CMOS
VDD_33
_COMBIO
Pulldown
resistor
3.3-V voltage regulator powerdown. This
terminal should always be tied directly to
ground or an optional pulldown resistor
can be used.
XIO2001
SCPS212J – MAY 2009 – REVISED JANUARY 2021
www.ti.com
14
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: XIO2001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com