전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADAR4002ACPZ-R7 데이터시트(PDF) 13 Page - Analog Devices

부품명 ADAR4002ACPZ-R7
상세설명  0.5 GHz to 19 GHz, 1-Channel, Bidirectional True Time Delay Unit
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADAR4002ACPZ-R7 데이터시트(HTML) 13 Page - Analog Devices

Back Button ADAR4002ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 10Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 11Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 12Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 13Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 14Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 66 page
background image
Data Sheet
ADAR4002
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. A | 13 of 66
Figure 9. ADAR4002 Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 3, 8, 10
GND
RF and Analog Ground. Tie all ground pads together to a low impedance plane on the circuit board.
2
RF1
RF Input or Output Looking into the DSA. Internal DC bias is 0 V. AC coupling is required if the bias of the connected device differs so
that the ADAR4002 internal bias is not disturbed.
4
V1P0
Digital Supply. Apply 1.0 V.
5
CLK_IN
Serial Clock Input for Both Digital Modes (1.0 V Logic).
6
DATA_IO
Dual Direction Pin. DATA_IO is used for both SPI mode and shift register mode. While in the 3-wire SPI protocol, this pin is the serial
data input and output. While in the 4-wire SPI protocol, this pin is the serial data input. While in shift register mode, this pin is the
register data input (1.0 V logic).
7
MODE
Digital Mode Select for Digital Input and Output Data (1.0 V Logic).
If MODE is low (ground), it is in SPI mode, and if MODE is high, it is in shift register mode.
9
RF2
RF Input or Output Looking into the TDU. Internal DC bias is 0 V. AC coupling is required if the bias of the connected device differs so
that the ADAR4002 internal bias is not disturbed.
11
V1P2
RF Supply Voltage. Apply 1.2 V.
12
DATA_O
Serial Data Output for Both Digital Modes. While in the 4-wire SPI protocol, this pin is the serial data output. While in shift register
mode, this pin is the shift register data output (1.0 V logic).
13
CSB/CLKO
While in SPI mode, chip select (CSB).
While in shift register mode, clock output (1.0 V logic).
14
UPDATE
While in SPI mode, UPDATE advances the sequencer. While in shift register mode, UPDATE loads data from the shift register to TDU
and DSA (1.0 V logic).
EP
Exposed Pad
RF and Analog Ground. Tie to a low impedance ground plane on the PCB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com