전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H533CE 데이터시트(PDF) 118 Page - STMicroelectronics

부품명 STM32H533CE
상세설명  Arm® Cortex®-M33 32-bit MCUTrustZone® FPU, 375 DMIPS 250 MHz, 512-Kbyte flash, 272-Kbyte RAM, cryptography
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H533CE 데이터시트(HTML) 118 Page - STMicroelectronics

Back Button STM32H533CE Datasheet HTML 114Page - STMicroelectronics STM32H533CE Datasheet HTML 115Page - STMicroelectronics STM32H533CE Datasheet HTML 116Page - STMicroelectronics STM32H533CE Datasheet HTML 117Page - STMicroelectronics STM32H533CE Datasheet HTML 118Page - STMicroelectronics STM32H533CE Datasheet HTML 119Page - STMicroelectronics STM32H533CE Datasheet HTML 120Page - STMicroelectronics STM32H533CE Datasheet HTML 121Page - STMicroelectronics STM32H533CE Datasheet HTML 122Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 231 page
background image
Electrical characteristics
STM32H533xx
118/231
DS14539 Rev 1
5.3.7
External clock source characteristics
High-speed external user clock generated from an external source
In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.
The external clock signal must respect the Table 39 in addition to Table 57. The external
clock can be low-swing (analog) or digital. In case of a low-swing analog input clock, the
clock squarer must be activated (refer to RM0481).
Table 39. High-speed external user clock characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fHSE_ext
User external clock
source frequency
External digital/analog
clock
425
50
MHz
VHSEH
Digital OSC_IN input
high-level voltage
External digital clock
0.7 VDD
-VDD
V
VHSEL
Digital OSC_IN input
low-level voltage
VSS
-
0.3 VDD
tw(HSEH)/tw(HSEL) (2)
Digital OSC_IN input
high or low time
External digital clock
7
-
-
ns
Visw(HSEH)
(VHSEH -VHSEH)(3)
Analog low-swing
OSC_IN peak-to-peak
amplitude
External analog low
swing clock
0.2
-
2/3 VDD
V
DuCyHSE
Analog low-swing
OSC_IN duty cycle
45
50
55
%
tr(HSE)/tf(HSE)
Analog low-swing
OSC_IN rise and fall
times
External analog low
swing clock, 10% to 90%
0.05 / fHSE_ext
-
0.3 / fHSE_ext
ns
1. Specified by design - Not tested in production..
2. The rise and fall times for a digital input signal are not specified, but the VHSEH and VHSEL conditions must be fulfilled
anyway.
3. The DC component of the signal must ensure that the signal peaks are located between VDD and VSS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com