전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H533CE 데이터시트(PDF) 125 Page - STMicroelectronics

부품명 STM32H533CE
상세설명  Arm® Cortex®-M33 32-bit MCUTrustZone® FPU, 375 DMIPS 250 MHz, 512-Kbyte flash, 272-Kbyte RAM, cryptography
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H533CE 데이터시트(HTML) 125 Page - STMicroelectronics

Back Button STM32H533CE Datasheet HTML 121Page - STMicroelectronics STM32H533CE Datasheet HTML 122Page - STMicroelectronics STM32H533CE Datasheet HTML 123Page - STMicroelectronics STM32H533CE Datasheet HTML 124Page - STMicroelectronics STM32H533CE Datasheet HTML 125Page - STMicroelectronics STM32H533CE Datasheet HTML 126Page - STMicroelectronics STM32H533CE Datasheet HTML 127Page - STMicroelectronics STM32H533CE Datasheet HTML 128Page - STMicroelectronics STM32H533CE Datasheet HTML 129Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 231 page
background image
DS14539 Rev 1
125/231
STM32H533xx
Electrical characteristics
200
5.3.9
PLL characteristics
The parameters given in Table 47 are derived from tests performed under temperature and
VDD supply voltage conditions summarized in Table 20.
Table 47. PLL characteristics (wide VCO frequency range)(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL_IN
PLL input clock
-
2
-
16
MHz
PLL input clock duty cycle
-
10
-
90
%
fPLL_P_OUT
PLL multiplier output clock
P, Q, R
VOS0
1
-
250(2)
MHz
VOS1
1
-
200(2)
VOS2
1
-
150(2)
VOS3
1
-
100(2)
fVCO_OUT PLL VCO output
-
128
-
560(2)
tLOCK
PLL lock time
Normal mode
-
45
100(3)
μs
Sigma-delta mode (fPLL_IN ≥ 8 MHz)
-
60
120(3)
Jitter
Cycle-to-cycle jitter
fVCO_OUT = 128 MHz
-
60
-
±ps
fVCO_OUT = 200 MHz
-
50
-
fVCO_OUT = 400 MHz
-
20
-
fVCO_OUT = 560 MHz
-
15
-
Long term jitter
Normal mode (f PLL_IN = 2 MHz),
fVCO_OUT = 560 MHz
-±0.2
-
%
Normal mode (f PLL_IN = 16 MHz),
fVCO_OUT = 560 MHz
-±0.8
-
Sigma-delta mode (f PLL_IN = 2 MHz),
fVCO_OUT = 560 MHz
-±0.2
-
Sigma-delta mode (f PLL_IN = 16 MHz),
fVCO_OUT = 560 MHz
-±0.8
-
IDD(PLL)
PLL power consumption on
VDD
fVCO_OUT = 560 MHz
VDD
-330
420
μA
VCORE
-630
-
fVCO_OUT = 128 MHz
VDD
-155
230
VCORE
-170
-
1. Specified by design - Not tested in production, unless otherwise specified.
2. This value must be limited to the maximum frequency due to the product limitation.
3. Evaluated by characterization - Not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com