전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H533CE 데이터시트(PDF) 162 Page - STMicroelectronics

부품명 STM32H533CE
상세설명  Arm® Cortex®-M33 32-bit MCUTrustZone® FPU, 375 DMIPS 250 MHz, 512-Kbyte flash, 272-Kbyte RAM, cryptography
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H533CE 데이터시트(HTML) 162 Page - STMicroelectronics

Back Button STM32H533CE Datasheet HTML 158Page - STMicroelectronics STM32H533CE Datasheet HTML 159Page - STMicroelectronics STM32H533CE Datasheet HTML 160Page - STMicroelectronics STM32H533CE Datasheet HTML 161Page - STMicroelectronics STM32H533CE Datasheet HTML 162Page - STMicroelectronics STM32H533CE Datasheet HTML 163Page - STMicroelectronics STM32H533CE Datasheet HTML 164Page - STMicroelectronics STM32H533CE Datasheet HTML 165Page - STMicroelectronics STM32H533CE Datasheet HTML 166Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 231 page
background image
Electrical characteristics
STM32H533xx
162/231
DS14539 Rev 1
5.3.18
Octo-SPI interface characteristics
Unless otherwise specified, the parameters given in Table 83 and Table 84 are derived from
tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage
conditions summarized in Table 20, with the following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Measurement points are done at CMOS levels: 0.5 VDD
•
I/O compensation cell activated
•
HSLV activated when VDD ≤ 2.7 V
•
VOS level set to VOS0
Refer to Section 5.3.14 for more details on the input/output alternate function
characteristics.
Figure 33. OCTOSPI SDR read/write timing diagram
Table 83. OCTOSPI characteristics in SDR mode(1)(2)(3)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
F(CLK)
OCTOSPI clock
frequency
1.71 V < VDD < 3.6 V,
CL = 15 pF
--
110
MHz
2.7 V < VDD < 3.6 V,
CL =15 pF
-
-
150
tw(CLKH) OCTOSPI clock high and
low time, even division
PRESCALER[7:0] = n
(= 0, 1, 3, 5,...,255)
t(CLK)/2 - 0.5
-
t(CLK)/2 + 0.5
ns
tw(CLKL)
t(CLK)/2 - 0.5
-
t(CK)/2 + 0.5
tw(CLKH)
OCTOSPI clock high and
low time, odd division
PRESCALER[7:0] = n
(= 2, 4, 6, ...,254)
(n/2) * t(CLK) /
(n + 1) - 0.5
-
(n/2) * t(CLK)/
(n + 1) + 0.5
tw(CLKL)
(n/2 + 1) * t(CLK)/
(n + 1) - 0.5
-
(n/2 + 1) * t(CLK)/
(n + 1) + 0.5
ts(IN)
Data input setup time
-
4
-
-
th(IN)
Data input hold time
-
1
-
-
tv(OUT) Data output valid time
-
-
0.5
1
th(OUT) Data output hold time
-
0
-
-
1. All values apply to Octal and Quad-SPI mode.
2. Evaluated by characterization - Not tested in production.
3. Delay block bypassed.
MSv36878V3
Data output
D0
D1
D2
Clock
Data input
D0
D1
D2
t(CLK)
tw(CLKH)
tw(CLKL)
tr(CLK)
tf(CLK)
ts(IN)
th(IN)
tv(OUT)
th(OUT)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com