| 전자부품 데이터시트 검색엔진 |
|
ST7FLCD1 데이터시트(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FLCD1 데이터시트(HTML) 53 Page - STMicroelectronics |
|
53 / 95 page ![]() 53/95 ST7FLCD1 I²C Single-Master Bus Interface SDA/SCL Line Control Transmitter mode: The interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data Register. Receiver mode: The interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data Register. The SCL frequency (fSCL) is controlled by a programmable clock divider which depends on the I²C bus mode. When the I²C cell is enabled, the SDA and SCL ports must be configured as a floating open-drain output or a floating input. In this case, the value of the external pull-up resistor used depends on the application. When the I²C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins. Figure 28: I²C Bus Protocol Figure 29: I²C Interface Block Diagram SCL SDA 12 8 9 MSB ACK Stop Condition Start Condition Data Register (DR) Data Shift Register Clock Control Register (CCR) Status Register (SR) Control Register (CR) SDAI SCLI Interrupt Clock Control Data Control SCL SDA Control Logic |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |