 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST7FLCD1 데이터시트(PDF) 90 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FLCD1 데이터시트(HTML) 90 Page - STMicroelectronics |
|
|
90 / 95 page  Electrical Characteristics ST7FLCD1 90/95 17.5 Power On/Off Electrical Specifications 17.6 8-bit Analog-to-Digital Converter Symbol Parameter Conditions Min. Typ. Max. Unit VTRH Power ON/OFF Reset Trigger VDD rising edge VDD Variation 50mV/mS 3.8 4 4.2 V VTRL Power ON/OFF Reset Trigger VDD falling edge VDD Variation 50mV/mS 3.75 4 4.2 V VTRM VDD minimum for Power ON/OFF Reset active VDD Variation 50mV/mS TBD V Symbol Parameter Conditions Min. Typ. Max. Unit fADC Analog control frequency VDD = 5 V 2 MHz |TUE| Total unadjusted error fCPU = 8 MHz, fADC = 2MHz VDD = 5 V 01 2 LSB OE Offset error -2 1 2 GE Gain error -2 1 2 |DLE| Differential linearity error 0 0.5 1 |ILE| Integral linearity error 0 1 2 VAIN Conversion range voltage VSS VDD V IADC A/D conversion supply current fCPU = 8 MHz, fADC = 2MHz VDD = 5 V 1mA tSTAB Stabilization time after enable ADC 1 µs tLOAD Sample capacitor loading time 1 4 µs 1/fADC tCONV Conversion time 2 8 µs 1/fADC RAIN External input resistor 15 k Ω RADC Internal input resistor 1.5 k Ω CSAMPLE Sample capacitor 6 pF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
