 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMS320DM647_0804 데이터시트(PDF) 88 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320DM647_0804 데이터시트(HTML) 88 Page - Texas Instruments |
|
|
88 / 182 page  CLKIN1 PCLK RESET RESETSTAT SYSREFCLK(PLL1C) ZGroup POR SYSCLK3 SYSCLK4 SYSCLK5 AECLKOUT (Internal) BootandDevice ConfigurationPins LowGroup HighGroup CLKIN2 InternalResetPLL2C SYSREFCLK(PLL2C) SYSCLK1(PLL2C) SYSCLK2 5 9 7 8 Undefined Undefined Low High-Z Undefined High PLL2Unlocked PLL2Locked (A) PLL2Unlocked ClockValid Undefined Undefined Undefined ClockValid (B) PowerSuppliesRamping PowerSuppliesStable TMS320DM647/TMS320DM648 Digital Media Processor SPRS372B – MAY 2007 – REVISED APRIL 2008 www.ti.com A. SYSREFCLK of the PLL2 controller runs at CLKIN2 ×10. B. SYSCLK1 of PLL2 controller runs at SYSREFCLK/2 (default). C. Power supplies, CLKIN1, CLKIN2 (if used), and PCLK (if used) must be stable before the start of tw(POR). Figure 6-10. Power-Up Timing 88 Peripheral Information and Electrical Specifications Submit Documentation Feedback |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
