전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

S2-LPS 데이터시트(PDF) 42 Page - STMicroelectronics

부품명 S2-LPS
상세설명  Ultra-low power, high performance, sub-1 GHz transceiver
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

S2-LPS 데이터시트(HTML) 42 Page - STMicroelectronics

Back Button S2-LPS Datasheet HTML 38Page - STMicroelectronics S2-LPS Datasheet HTML 39Page - STMicroelectronics S2-LPS Datasheet HTML 40Page - STMicroelectronics S2-LPS Datasheet HTML 41Page - STMicroelectronics S2-LPS Datasheet HTML 42Page - STMicroelectronics S2-LPS Datasheet HTML 43Page - STMicroelectronics S2-LPS Datasheet HTML 44Page - STMicroelectronics S2-LPS Datasheet HTML 45Page - STMicroelectronics S2-LPS Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 73 page
background image
7
MCU interface
Communication with the MCU goes through a standard 4-wire SPI interface and 4 GPIOs (plus SHUTDOWN pin).
MCU can performs the following operations:
Program the S2-LPS in different operating modes by sending commands
Read data from the RX FIFO and write data into the TX FIFO
Configure the S2-LPS through the registers
Retrieve information from the S2-LPS
Get interrupt requests and signals from the GPIO pins
Apply external signals to the GPIO pins
Put the S2-LPS in SHUTDOWN state or exit from SHUTDOWN state
7.1
Serial peripheral interface
The four-wire SPI interface consist of:
SCLK: the SPI clock from MCU to the S2-LPS
MOSI: data from MCU to the S2-LPS
MISO: data from the S2-LPS to MCU
CSn: chip select signal, active low.
As the MCU is the master, it always drives the CSn and SCLK. According to the active SCLK polarity and phase,
the S2-LPS SPI can be classified as mode 0 (CPOL=0, CPHA=0), which means that the base value of SCLK
is zero, data are read on the clock rising edge and data are changed on the clock falling edge. The MISO is in
tri-state mode when CSn is high. All transfers are MSB first.
The interface allows the following operations:
Write data (to registers or TX FIFO)
Read data (from registers or RX FIFO)
Send commands.
The SPI communication is supported in all the active states, and also during the low power state: STANDBY and
SLEEP.
When accessing the SPI interface, the two status bytes of the MC_STATE (MC_STATE[1], MC_STATE[0])
registers are sent to the MISO pin.
Figure 13. SPI write sequence
S2-LPS
MCU interface
DS13831 - Rev 1
page 42/73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com