ST40RA datasheet(78/94 Pages) STMICROELECTRONICS

78 / 94 page

ADCS 7260755H

STMicroelectronics

78/94

ST40RA

A Interconnect architecture

Interconnect architecture

This detail is included for information only. It is not recommended to write to any of these registers,

without prior consultation from ST, as it could cause the device to malfunction.

ST only guarantees correct operation of the device with the default register values. The register

reset default values have been programmed to balance the system and give optimum system

performance, so there is no need to modify them.

For details of other registers see the

ST40 System Architecture Manual.

The internal architecture of the block is shown in

Figure 21.

Figure 21: ST40RA interconnect architecture

LMI

64-bit

full

cross bar

conn_2 x 2

EMI

EMPI

SH4 subsystem

subsystem

ST40 core

PER

sub

Node 2

CPU subsystem

Node 1

PCI

GPDMA

PCI

(t)

100 MHz

32-bit

conn_4 x 4

Full cross bar

Programming

port

Programming

port

ST40RA 데이터시트(PDF) 78 Page - STMicroelectronics

ST40RA 데이터시트(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

데이터시트 다운로드

링크 URL