 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST40RA 데이터시트(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST40RA 데이터시트(HTML) 42 Page - STMicroelectronics |
|
|
42 / 94 page  ADCS 7260755H STMicroelectronics 42/94 ST40RA 6 Clock generation 6.6.6 CLOCKGENA.STBACKCR and CLOCKGENB.STBACKCR register Table 19 defines the mapping of modules to bits in the STBREQ and STBACK registers. CLOCKGENA.STBACKCR CLOCKGENB.STBACKCR Current module power status 0x0030 This register indicates the current module power status [0:7] ACK[0:7] Power down status for module [n] Indicates the current power down status of the module [n] Bit [n]: 0 Module [n] operating normally Bit [n]: 1 Module [n] powered down Reset state: 0 RO [8:31] Reserved 0: No action 1: Undefined Reset state: Undefined Bit number CLOCKGENA mapping CLOCKGENB mapping 0EMI Reserved 1LMI Reserved 2 DMAC Reserved 3 PCI Reserved 4PIO Reserved 5 Reserved Reserved 6 Reserved PCI bus 7 Reserved Reserved Table 19: STBREQ and STBACK mapping for modules |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
