STE100 datasheet(21/66 Pages) STMICROELECTRONICS

21 / 66 page

21/66

STE10/100

31~17

---

reserved

NIE

Normal Interrupt Enable

1: enables all the normal interrupt bits (see bit 16 of CSR5)

R/W

AIE

Abnormal Interrupt Enable

1: enables all the abnormal interrupt bits (see bit 15 of CSR5)

R/W

---

reserved

FBEIE

Fatal Bus Error Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the fatal bus error interrupt

R/W

---

Reserved

GPTIE

General Purpose Timer Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the general purpose timer expired interrupt.

R/W

---

Reserved

RWTIE

Receive Watchdog Time-out Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the receive watchdog time-out interrupt.

R/W

RSIE

Receive Stopped Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the receive stopped interrupt.

R/W

RUIE

Receive Descriptor Unavailable Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the receive descriptor unavailable interrupt.

R/W

RCIE

Receive Completed Interrupt Enable

1: this bit in conjunction with NIE (bit 16 of CSR7) will enable

the receive completed interrupt.

R/W

TUIE

Transmit Under-flow Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the transmit under-flow interrupt.

R/W

---

Reserved

TJTTIE

Transmit Jabber Timer Time-out Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the transmit jabber timer time-out interrupt.

R/W

TDUIE

Transmit Descriptor Unavailable Interrupt Enable

1: this bit in conjunction with NIE (bit 16 of CSR7) will enable

the transmit descriptor unavailable interrupt.

R/W

TPSIE

Transmit Processor Stopped Interrupt Enable

1: this bit in conjunction with AIE (bit 15 of CSR7) will enable

the transmit processor stopped interrupt.

R/W

TCIE

Transmit Completed Interrupt Enable

1: this bit in conjunction with NIE (bit 16 of CSR7) will enable

the transmit completed interrupt.

R/W

CSR8(offset = 40h), LPC - Lost packet counter

Table 6. Control/Status register description

Bit #

Name

Descriptions

Default Val

RW Type

STE100 데이터시트(PDF) 21 Page - STMicroelectronics

STE100 데이터시트(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

데이터시트 다운로드

링크 URL