전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STE100 데이터시트(PDF) 42 Page - STMicroelectronics

부품명 STE100
상세설명  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE100 데이터시트(HTML) 42 Page - STMicroelectronics

Back Button STE100 Datasheet HTML 38Page - STMicroelectronics STE100 Datasheet HTML 39Page - STMicroelectronics STE100 Datasheet HTML 40Page - STMicroelectronics STE100 Datasheet HTML 41Page - STMicroelectronics STE100 Datasheet HTML 42Page - STMicroelectronics STE100 Datasheet HTML 43Page - STMicroelectronics STE100 Datasheet HTML 44Page - STMicroelectronics STE100 Datasheet HTML 45Page - STMicroelectronics STE100 Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 66 page
background image
STE10/100
42/66
6.2 Network Packet Buffer Management
6.2.1 Descriptor Structure Types
During normal network transmit operations, the STE10/100 transfers the data packets from transmit buffers in
the host’s memory to the STE10/100’s transmit FIFO. For receive operations, the STE10/100 transfers the data
packet from its receive FIFO to receive buffers in the host’s memory. The STE10/100 makes use of descriptors,
data structures which are built in host memory and contain pointers to the transmit and receive buffers and main-
tain packet and frame parameters, status, and other information vital to controlling network operation.
There are two types of structures employed to group descriptors, the Ring and the Chain, both supported by
the STE10/100 and shown below. The selection of structure type is controlled by RCH (RDES1 bit 24) and TCH
(TDES1 bit 24).
The transmit and receive buffers reside in the host’s memory. Any buffer can contain either a complete or partial
packet. A buffer may not contain more than one packet.
s
Ring structure: There are two buffers per descriptor in the ring structure. Support receive early interrupt.
Figure 5. Ring structure of frame buffer
own
Data Buffer
Length 1
Data
Data
Length 2
Buffer1 pointer
Buffer2 pointer
Length 2 Length 1
Descriptor
.
.
.
.
.
.
.
Descriptor Pointer
CSR3 or CSR4
End of Ring



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com