| 전자부품 데이터시트 검색엔진 |
|
STPCELITE 데이터시트(PDF) 30 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCELITE 데이터시트(HTML) 30 Page - STMicroelectronics |
|
30 / 87 page ![]() STRAP OPTION 30/87 Release 1.3 - January 29, 2002 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. 3.1.3. STRAP REGISTER 2 CONFIGURATION Strap2 Access = 0022h/0023h Regoffset = 04Ch 76543210 Rsv MD23 Rsv MD19 MD18 MD17 MD16 This register defaults to the values sampled on MD[23] and MD[19:16] pins after reset Bit Number Sampled Mnemonic Description Bits 7-6 Rsv Reserved Bit 5 MD23 Reserved Bit 4 Rsv Reserved Bit 3 MD19 Reserved Bit 2 MD18 Reserved Bit 1 MD17 This bit, programmed in parallel with MD[4], reflects the value sampled on MD[17] pin and controls the PCI clock output, as given in Table 3-3. Bit 0 MD16 Reserved Table 3-3. PCI Clock Output MD[4] MD[17] Description 0 X PCI clock output = HCLK / 4 1 0 PCI clock output = HCLK / 3 1 1 PCI clock output = HCLK / 2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |