 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STPCELITE 데이터시트(PDF) 50 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCELITE 데이터시트(HTML) 50 Page - STMicroelectronics |
|
|
50 / 87 page  ELECTRICAL SPECIFICATIONS 50/87 Release 1.3 - January 29, 2002 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. The Table 4-12 below refers to Vh, Va, Vs which are the register value for Setup time, Active Time and Hold time, as described in the Programming Manual. Table 4-12. Local Bus cycle lenght Cycle Tsetup Tactive Thold Tend Unit Memory (FCSx#) 4 + Vh 2 + Va 4 + Vs 4 HCLK Peripheral (IOCSx#) 8 + Vh 3 + Va 4 + Vs 4 HCLK Table 4-13. Local Bus Interface AC Timing Name Parameters Min Max Units HCLK to PA bus - 15 nS HCLK to PD bus - 15 nS HCLK to FCS#[1:0] - 15 nS HCLK to IOCS#[3:0] - 15 nS HCLK to PWR#[1:0] - 15 nS HCLK to PRD#[1:0] - 15 nS PD[15:0] Input setup to HCLK - 4 nS PD[15:0] Input hold to HCLK 2 - nS PRDY Input setup to HCLK - 4 nS PRDY Input hold to HCLK 2 - nS |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
