| 전자부품 데이터시트 검색엔진 |
|
STPCELITE 데이터시트(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPCELITE 데이터시트(HTML) 31 Page - STMicroelectronics |
|
31 / 87 page ![]() STRAP OPTION Release 1.3 - January 29, 2002 31/87 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. 3.1.4. HCLK STRAP REGISTER CONFIGURATION HCLK_Strap Access = 0022h/0023h Regoffset = 05Fh 76543210 MD3 MD2 MD26 MD25 MD24 Rsv This register defaults to the values sampled on MD[3:2] and MD[26:24] pins after reset Bit Number Sampled Mnemonic Description Bits 7-3 MD[3:2] & [26:24] These bits reflect the values sampled on MD[3:2] and MD[26:24] pins respectively and control the Host clock frequency synthesizer, as given in Table 3-4. Bits 2-0 Rsv Reserved Table 3-4. HCLK Frequency Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 HCLK Frequency 00000 25 MHz 00001 50 MHz 00010 60 MHz 00011 66 MHz 01001 75 MHz 01110 82.5 MHz 10011 90 MHz 11001 100 MHz |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |