HD64F2149YV datasheet(416/1075 Pages) RENESAS

416 / 1075 page

Section 13 Timer Connection

Rev. 3.00 Jan 18, 2006 page 388 of 1044

REJ09B0280-0300

Bit 5

CLOE

Description

The P64/FTIC/

KIN4/CIN4/CLAMPO pin functions as the P64/FTIC/KIN4/CIN4 pin

(Initial value)

The P64/FTIC/

KIN4/CIN4/CLAMPO pin functions as the CLAMPO pin

Bit 4

CBOE

Description

The P27/A15/PW15/CBLANK pin functions as the P27/A15/PW15 pin

(Initial value)

In mode 1 (expanded mode with on-chip ROM disabled):

The P27/A15/PW15/CBLANK pin functions as the A15 pin

In modes 2 and 3 (modes with on-chip ROM enabled):

The P27/A15/PW15/CBLANK pin functions as the CBLANK pin

Bits 3 to 0—Output Synchronization Signal Inversion (HOINV, VOINV, CLOINV,

CBOINV): These bits select inversion of the output phase of the horizontal synchronization signal

(HSYNCO), the vertical synchronization signal (VSYNCO), the clamp waveform (CLAMPO),

and the blank waveform (CBLANK).

Bit 3

HOINV

Description

The IHO signal is used directly as the HSYNCO output

(Initial value)

The IHO signal is inverted before use as the HSYNCO output

Bit 2

VOINV

Description

The IVO signal is used directly as the VSYNCO output

(Initial value)

The IVO signal is inverted before use as the VSYNCO output

Bit 1

CLOINV

Description

The CLO signal (CL1, CL2, CL3, or CL4 signal) is used directly as the CLAMPO

output

(Initial value)

The CLO signal (CL1, CL2, CL3, or CL4 signal) is inverted before use as the

CLAMPO output

HD64F2149YV 데이터시트(PDF) 416 Page - Renesas Technology Corp

HD64F2149YV 데이터시트(HTML) 416 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL