| 전자부품 데이터시트 검색엔진 |
|
H8SX1663 데이터시트(PDF) 76 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 데이터시트(HTML) 76 Page - Renesas Technology Corp |
|
76 / 1158 page ![]() Section 2 CPU Rev.1.00 Jun. 07, 2006 Page 24 of 1102 REJ09B0294-0100 • Exception Vector Table and Memory Indirect Branch Addresses In normal mode, the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The structure of the exception vector table is shown in figure 2.2. H'0000 H'0001 H'0002 H'0003 Reset exception vector Reset exception vector Exception vector table Figure 2.2 Exception Vector Table (Normal Mode) The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressing modes are used in the JMP and JSR instructions. An 8-bit absolute address included in the instruction code specifies a memory location. Execution branches to the contents of the memory location. • Stack Structure The stack structure of PC at a subroutine branch and that of PC and CCR at an exception handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit units. (a) Subroutine Branch (b) Exception Handling PC (16 bits) EXR*1 Reserved*1, *3 CCR CCR*3 PC (16 bits) SP SP Notes: 1. 2. 3. When EXR is not used it is not stored on the stack. SP when EXR is not used. Ignored on return. (SP ) *2 Figure 2.3 Stack Structure (Normal Mode) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |