| 전자부품 데이터시트 검색엔진 |
|
H8SX1663 데이터시트(PDF) 79 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 데이터시트(HTML) 79 Page - Renesas Technology Corp |
|
79 / 1158 page ![]() Section 2 CPU Rev.1.00 Jun. 07, 2006 Page 27 of 1102 REJ09B0294-0100 • Stack Structure The stack structure of PC at a subroutine branch and that of PC and CCR at an exception handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit units. (a) Subroutine Branch (b) Exception Handling PC (24 bits) EXR*1 Reserved*1, *3 CCR PC (24 bits) SP SP Notes: 1. 2. 3. When EXR is not used it is not stored on the stack. SP when EXR is not used. Ignored on return. (SP ) *2 Reserved Figure 2.5 Stack Structure (Middle and Advanced Modes) 2.2.4 Maximum Mode The program area is extended to 4 Gbytes as compared with that in advanced mode. • Address Space The maximum address space of 4 Gbytes can be linearly accessed. • Extended Registers (En) The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers. • Instruction Set All instructions and addressing modes can be used. • Exception Vector Table and Memory Indirect Branch Addresses In maximum mode, the top area starting at H'00000000 is allocated to the exception vector table. One branch address is stored per 32 bits. The structure of the exception vector table is shown in figure 2.6. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |