전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

H8SX1663 데이터시트(PDF) 133 Page - Renesas Technology Corp

부품명 H8SX1663
상세설명  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX1663 데이터시트(HTML) 133 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 129Page - Renesas Technology Corp H8SX1663 Datasheet HTML 130Page - Renesas Technology Corp H8SX1663 Datasheet HTML 131Page - Renesas Technology Corp H8SX1663 Datasheet HTML 132Page - Renesas Technology Corp H8SX1663 Datasheet HTML 133Page - Renesas Technology Corp H8SX1663 Datasheet HTML 134Page - Renesas Technology Corp H8SX1663 Datasheet HTML 135Page - Renesas Technology Corp H8SX1663 Datasheet HTML 136Page - Renesas Technology Corp H8SX1663 Datasheet HTML 137Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 1158 page
background image
Section 4 Exception Handling
Rev.1.00 Jun. 07, 2006 Page 81 of 1102
REJ09B0294-0100
4.3.2
Interrupts after Reset
If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and
CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests,
including NMI, are disabled immediately after a reset. Since the first instruction of a program is
always executed immediately after the reset state ends, make sure that this instruction initializes
the stack pointer (example: MOV.L #xx: 32, SP).
4.3.3
On-Chip Peripheral Functions after Reset Release
After the reset state is released, MSTPCRA and MSTPCRB are initialized to H'0FFF and H'FFFF,
respectively, and all modules except the DTC and DMAC enter the module stop state.
Consequently, on-chip peripheral module registers cannot be read or written to. Register reading
and writing is enabled when the module stop state is canceled.
RES
High
Vector
fetch
Internal
operation
First
instruction
prefetch
(1): Reset exception handling vector address (when reset, (1) = H'000000)
(2): Start address (contents of reset exception handling vector address)
(3) Start address ((3) = (2))
(4) First instruction in the exception handling routine
I
φ
Internal
address bus
Internal read
signal
Internal write
signal
Internal data
bus
(1)
(2)
(4)
(3)
Figure 4.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com