전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SH7052 데이터시트(PDF) 371 Page - Renesas Technology Corp

부품명 SH7052
상세설명  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 데이터시트(HTML) 371 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 367Page - Renesas Technology Corp SH7052 Datasheet HTML 368Page - Renesas Technology Corp SH7052 Datasheet HTML 369Page - Renesas Technology Corp SH7052 Datasheet HTML 370Page - Renesas Technology Corp SH7052 Datasheet HTML 371Page - Renesas Technology Corp SH7052 Datasheet HTML 372Page - Renesas Technology Corp SH7052 Datasheet HTML 373Page - Renesas Technology Corp SH7052 Datasheet HTML 374Page - Renesas Technology Corp SH7052 Datasheet HTML 375Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 371 / 919 page
background image
345
An example of the offset one-shot pulse output function and output cutoff function is shown in
figure 10.18.
In the example shown in this figure, DCNT8I is started by OCR2A of channel 2, and DCNT8I
output is cut off by GR2A.
P
φ
Down-count
start trigger
(corresponding bit)
Terminate trigger
(OSTRG0A-P)
First prescaler 1
Second prescaler 1
Start trigger
(OSTRG1A-P)
Down-counter
10A-10P clock
Down-counter
10A-10P
One-shot pulse
(TOA10-TOP10)
One-shot end
interrupt (flag)
One-shot end
detection signal
Synchronized with
down-counter clock
0000
0003
0004
0005
0006
0007
0008
0009
Figure 10.18 Offset One-Shot Pulse Output Function and Output Cutoff Function
Operation
10.3.7
Interval Timer Operation
The interval interrupt request registers (ITVRR1, ITVRR2A, ITVRR2B) are connected to bits 6 to
9 and 10 to 13 of the channel 0 free-running counter (TCNT0). The ITVRR registers are 8-bit
registers; the upper 4 bits (ITVA) are used for A/D converter activation, and the lower 4 bits
(ITVE) are used for interrupt requests. ITVRR1 is connected to A/D converter 2 (AD2),
ITVRR2A to A/D converter 0 (AD0), and ITVRR2B to A/D converter 1 (AD1).
When the ITVA bit for the desired timing is set, the A/D converter is activated when the
corresponding bit of TCNT0 changes to 1.
When the ITVE bit for the desired timing is set, an interrupt can be requested when the
corresponding bit of TCNT0 changes to 1. At this time, the corresponding bit of the timer status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com