| 전자부품 데이터시트 검색엔진 |
|
SH7052 데이터시트(PDF) 166 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7052 데이터시트(HTML) 166 Page - Renesas Technology Corp |
|
166 / 919 page ![]() 140 • Selectable bus modes: Cycle-steal mode or burst mode • Fixed DMAC channel priority ranking • CPU can be interrupted when the specified number of data transfers are complete. 9.1.2 Block Diagram Figure 9.1 is a block diagram of the DMAC. On-chip ROM On-chip RAM HCAN Circuit control SARn DMAC module Register control Activation control Request priority control Bus interface Bus state controller On-chip peripheral module DARn DMATCRn CHCRn DMAOR ATU-II SCI0 to SCI4 A/D converter 0, 1 DEIn External ROM External RAM External I/O (memory mapped) SARn: DARn: DMATCRn: CHCRn: DMAOR: n: DMAC source address register DMAC destination address register DMAC transfer count register DMAC channel control register DMAC operation register 0, 1, 2, 3 Figure 9.1 DMAC Block Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |