| 전자부품 데이터시트 검색엔진 |
|
SH7052 데이터시트(PDF) 239 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7052 데이터시트(HTML) 239 Page - Renesas Technology Corp |
|
239 / 919 page ![]() 213 Timer Control Registers 6A, 6B, 7A, 7B (TCR6A, TCR6B, TCR7A, TCR7B) TCR6A, TCR7A Bit: 76543210 — CKSELB2 CKSELB1 CKSELB0 — CKSELA2 CKSELA1 CKSELA0 Initial value: 00000000 R/W: R R/W R/W R/W R R/W R/W R/W TCR6B, TCR7B Bit: 76543210 — CKSELD2 CKSELD1 CKSELD0 — CKSELC2 CKSELC1 CKSELC0 Initial value: 00000000 R/W: R R/W R/W R/W R R/W R/W R/W • Bit 7—Reserved: This bit always reads 0. The write value should always be 0. • Bits 6 to 4—Clock Select B2 to B0, D2 to D0 (CKSELB2 to CKSELB0, CKSELD2 to CKSELD0): These bits select clock φ", scaled from the internal clock source, from φ', φ'/2, φ'/4, φ'/8, φ'/16, and φ'/32. Bit 6: CKSELx2 Bit 5: CKSELx1 Bit 4: CKSELx0 Description 0 0 0 Internal clock φ": counting on φ' (Initial value) 1 Internal clock φ": counting on φ'/2 1 0 Internal clock φ": counting on φ'/4 1 Internal clock φ": counting on φ'/8 1 0 0 Internal clock φ": counting on φ'/16 1 Internal clock φ": counting on φ'/32 1 0 Setting prohibited 1 Setting prohibited x = B or D • Bit 3—Reserved: This bit always reads 0. The write value should always be 0. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |