전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SH7708 데이터시트(PDF) 128 Page - Renesas Technology Corp

부품명 SH7708
상세설명  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7708 데이터시트(HTML) 128 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 124Page - Renesas Technology Corp SH7708 Datasheet HTML 125Page - Renesas Technology Corp SH7708 Datasheet HTML 126Page - Renesas Technology Corp SH7708 Datasheet HTML 127Page - Renesas Technology Corp SH7708 Datasheet HTML 128Page - Renesas Technology Corp SH7708 Datasheet HTML 129Page - Renesas Technology Corp SH7708 Datasheet HTML 130Page - Renesas Technology Corp SH7708 Datasheet HTML 131Page - Renesas Technology Corp SH7708 Datasheet HTML 132Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 633 page
background image
110
6.2.1
NMI Interrupts
The NMI interrupt has the highest priority level of 16. It is always accepted unless the BL bit in
the status register in the CPU is set to 1, and is edge-detected. In sleep or standby mode, the
interrupt is accepted regardless of the BL setting. The NMI edge select bit (NMIE) in the interrupt
control register (ICR) is used to select either the rising or falling edge. When the NMIE bit in the
ICR register is changed, the NMI interrupt is not detected for 20 cycles after changing ICR. NMI
interrupt exception handling does not affect the interrupt mask level bits (I3–I0) in the status
register (SR).
6.2.2
IRL Interrupts
IRL interrupts are input by level at pins
IRL3–IRL0. The priority level is the level indicated by
pins
IRL3–IRL0. An IRL3–IRL0 value of 0 (0000) indicates the highest-level interrupt request
(interrupt priority level 15). A value of 15 (1111) indicates no interrupt request (interrupt priority
level 0). Figure 6.2 shows an examples of an IRL interrupt connection. Table 6.3 shows
IRL pins
and interrupt levels.
Interrupt
request
Priority
encoder
IRL3 to IRL0
4
SH7708Series
IRL3 to IRL0
Figure 6.2 Example of IRL Interrupt Connection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com