7721 datasheet(315/577 Pages) RENESAS

315 / 577 page

7721 Group User’s Manual

13-36

DMA CONTROLLER

13.4 Operation

Tables 13.4.4 Address directions in 2-bus cycle transfer and examples of transfer result (3)

Address direction

Transfer

source

Transfer unit : 16 bits

Transfer

sequence

External data bus width : 16 bits or 8 bits

Transfer

destination

Data arrangement

on transfer source

memory

Data arrangement

on transfer source

memory

Data arrangement on

transfer destination

memory (transfer result)

Transfer

sequence

Data arrangement on

transfer destination

memory (transfer result)

Transfer unit : 8 bits

Backward

Fixed

Forward

Backward

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data

1–3

Low order

High order

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 1–6

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 2

Data 3

Data 4

Data 5

Data 6

Data 1

Data 2

Data 3

Low order

High order

Low order

High order

Low order

High order

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Backward

V : Transfer start address

Backward

7721 데이터시트(PDF) 315 Page - Renesas Technology Corp

7721 데이터시트(HTML) 315 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL