 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
7733 데이터시트(PDF) 463 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 데이터시트(HTML) 463 Page - Renesas Technology Corp |
|
|
463 / 940 page  APPLICATIONS 7733 Group User’s Manual 17–55 Fig. 17.5.2 Timing chart (2) Structure of timer B block where timers B1 and B2 are internally connected Figure 17.5.3 shows the structure of the timer B block. Fig. 17.5.3 Structure of timer B block 5 V 2.75 V 2.2 V 0 V Vcc RESET INT0 Wait mode Approx. 45.5 days (Max.) ab c d Main power source Backup power source Main clock : f(XIN) Sub clock : f(XCIN) 1/32 Clock timer fc32 Timer B2 reload register Timer B1 reload register Timer B1 counter Timer B1 interrupt request bit Timer B2 interrupt request bit Event counter mode Timer B1 internal connect selection bit Clock prescaler (Timer B2 counter) System clock (Clock source for clocks f 2 to f512 and internal clock ) 17.5 Timer B |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
